This paper describes an integrated framework for SOC test automation. This framework is based on a new approach for Wrapper/TAM co-optimization based on rectangle packing considering the diagonal length of the rectangles to emphasize on both TAM widths required by a core and its corresponding testing time .In this paper, an efficient algorithm has been proposed to construct wrappers that reduce testing time for cores. Rectangle packing has been used to develop an integrated scheduling algorithm that incorporates power constraints in the test schedule. The test power consumption is important to consider since exceeding the system's power limit might damage the system.
INTRODUCTION
The development of microelectronic technology has lead to the implementation of system-on-chip (SOC), where a complete system, consisting of several application specific integrated circuit (ASIC), microprocessors, memories and other intellectual properties (IP) blocks, is implemented on a single chip. The increasing complexity of SOC has created many testing problems. The general problem of SOC test integration includes the design of TAM architectures, optimization of the core wrappers, and test scheduling.
Test wrappers form the interface between cores and test access mechanisms (TAMs), while TAMs transport test data between SOC pins and test wrappers 3 . We address the problem of designing test wrappers and TAMs to minimize SOC testing time. While optimized wrappers reduce test application times for the individual cores, optimized TAMs lead to more efficient test data transport on-chip. Since wrappers influence TAM design, and vice versa, a co-optimization strategy is needed to jointly optimize the wrappers and the TAM for an SOC.
In this paper, we propose a new approach to integrated wrapper/TAM co-optimization and test scheduling based on a general version of rectangle packing considering diagonal length of the rectangles to be packed. The main advantage of the proposed approach is that it minimizes the test application time while considering test power limitation.
The first integrated method for Wrapper/TAM co-optimization was proposed in 10, 11, 12 . 10, 12 are based on fixed-width TAMs which are inflexible and result in inefficient usage of TAM wires. An approach to wrapper/TAM co-optimization based on a generalized version of rectangle packing was proposed in 11 . This approach provides more flexible partitioning of the total TAM width among the cores. In a paper 16 , a method is proposed to address the test power consumption, where the test time for a system with wrapped cores is minimized while test power limitations are considered and tests are assigned to TAM wires. 6 address the SOC test scheduling problem by proposing a test scheduling technique that minimizes the test application time while considering test power consumption and test conflicts.
PROPOSED WRAPPER DESIGN
The purpose of our wrapper design algorithm ( Fig. 1 For sequential cores, at first an upper bound is specified (Upper_Bound). The internal scan chains are then sorted in descending order. After that, each internal scan chain is successively assigned to the wrapper scan chain, whose length after this assignment is closest to, but not exceeding the length of the upper bound.
In our algorithm, a new wrapper scan chain is created only when it is not possible to fit an internal scan chain into one of the existing wrapper scan chains without exceeding the length of the upper bound. At last, functional inputs and outputs are added to balance the wrapper scan chains. Results of wrapper design algorithm are given in Table 1 . 
TAM DESIGN AND TEST SCHEDULING
The general integrated wrapper/TAM co-optimization and test scheduling problem that we address in this paper is as follows. We are given the total SOC TAM width and the test set parameters for each core. The set of parameters for each core includes the number of primary I/Os, test patterns, scan chains and scan chain lengths. The goal is to determine the TAM width and a wrapper design for each core, and a test schedule that minimizes the testing time for the SOC such that the following constraints are satisfied:
1. The total number of TAM wires utilized at any moment does not exceed W max ;
2. The maximum power dissipation value is not exceeded.
We formulate this problem as a progression of two problems of increasing complexity. These two problems are as follows: Problem 1: determine the TAM width to be assigned and design a wrapper for each core and schedule the tests for the SOC in such a way that minimizes the total testing time as well as TAM width utilization and the total number of TAM wires utilized at any moment does not exceed total TAM width when a set of parameters for each core is given..
The concept of using rectangles for core test representation has been used before in 8, 11, 15 . Consider a SOC having N cores and let R i be the set of rectangles for core i, 1 ≤ i ≤ N. Generalized version of rectangle packing problem Problem-RP 1 is as follows: select a rectangle R from R i for each set R i , 1 ≤i ≤N and pack the selected rectangles in a bin of fixed height and unbounded width such that no two rectangle overlap and the width to which the bin is filled is minimized. Each rectangle selected is not allowed to be split vertically in our rectangle packing.
Problem-RP 1 can be shown to be Νρ -hard. A special case of Problem-RP 1 , in which the cardinality of each set R i , 1≤i ≤N equals one, and no rectangles are allowed to be split, directly corresponds to the rectangle packing problem in 17 . Since the rectangle packing problem was shown to be Νρ -hard in 17 (by restriction to Bin Packing), Problem-RP 1 is also Νρ -hard. Problem-RP 1 relates to problem 1 as follows; see Fig. 2 .The height of the rectangle selected for a core corresponds to the TAM width assigned to the core, while the rectangle width corresponds to its testing time.
The height of the bin corresponds to the total SOC TAM width, and the width to which the bin is ultimately filled corresponds to the system testing time that is to be minimized. [2] in sequence, and get the result that is extremely efficient.
Our approach minimizes TAM width utilization also by assigning TAM u wires to a core to achieve a specific testing time. For example, in our proposed Wrapper_Design , all TAM widths from 50 up to 64 result in the same testing time of 114317 cycles and same TAM width utilization(TAM u ) of 47 for core 6 in p93791 (Table 1) .So, to achieve testing time of 114317 cycles TAM u value 47 is used in our proposed approach.
POWER CONSTRAINED TEST SCHEULING

This section, describes Problem 2(Integrated TAM design and power constrained test scheduling) in details and then formulates problem Problem-RP 2, a generalized version of Problem-RP 1 that is equivalent to
Problem 2.
Problem 2: solve Problem 1, such that:
1. The maximum power dissipation value P max is not exceeded.
Power constraints must be incorporated in the schedule to ensure that the power rating of the SOC is not exceeded during test. Next, we describe our solution to Problem-RP 2.
Data Structure
The data structure in which we store the TAM width and testing time values for the cores of the SOC is presented in Fig. 4 . This data structure is updated with the begin times, end times, and assigned TAM widths for each core as the test schedule is developed. 
Rectangle Construction
In our proposed test scheduling algorithm (Fig. 3) , after getting the result of Wrapper_Design, for each core, we construct a set of rectangles taking TAM u as rectangle height and its corresponding testing time as rectangle width such that TAM u ≤ W max (Fig. 6 ) rather than constructing the collection of Pareto-optimal rectangles like 11 . MAX_TAM u is the largest among the TAM u values satisfying the above constraint. In Fig.   7 , MAX_TAM u. =24 and W max =32 .For combinational core, MAX_TAM u is always equal to W max . Note that,
In case of TAM wire assignment to that particular scheduling of p93791 (Fig. 6 ), TAM wires that are to be assigned to core 6 must be selected from values 24,16,12,10,8-1 depending on TAM width available.
Diagonal Length Calculation
In line 2, we find the smallest (T min ) among the testing time corresponding to MAX_TAM u for all cores. In line 3, for each core we divide width (testing time) of all constructed rectangles (line 3) with T min. 
EXPERIMENTAL RESULTS
In this section, we present experimental results for one example SOC: d695. This SOC is a part of the ITC'02 SOC benchmarking initiative 4 .In our algorithm we considered TAM wire sharing and power constraints as test conflict. Note that none of the previous approaches consider more test conflicts than TAM wire sharing but 6 which take power constraints, hierarchical constraints, precedence constraints, unit testing with multiple test sets into account.
In the ITC'02 benchmark specification, no power data are given for this system. Therefore, we add power values for each core depicted in Table 2 . In the first experiment we compare our technique with the approach presented by 6 and 16 using the d695 circuit considering the same power values depicted in Table 2 .
The results are given in Table 3 and Table 4 for different TAM width.
In our second experiment, we compared our approach to previous proposed techniques without considering any power limitation. The results are for a range of TAM bandwidths given in Table 5 . 
CONCLUSION
In this paper we have proposed a Wrapper/TAM co-optimization and test scheduling technique that takes test power consumption into account when minimizing the test application time. It is important to consider test power consumption since exceeding it might damage the system. The proposed technique is based on rectangle packing which emphasizes on both time and TAM width by considering diagonal lengths. The experimental results show the efficiency of our algorithm.
